xaj_bg

cov khoom

Tshiab Thawj XQR17V16CC44V Spot Tshuag FPGA Field Programmable Gate Array Logic Ic Chip Integrated Circuits

luv luv piav qhia:


Product Detail

Khoom cim npe

Specifications  
Qeb Memory PROM
Qhov ntom 16 777kb
Tus lej ntawm cov lus 2000k ib
Bits rau Word 8bit ib
Hom pob CERAMIC, LCC-44
Pins 44
Tsev neeg logic CMOS
Cov khoom siv hluav taws xob 3.3v ua
Ua haujlwm kub -55 rau 125 C (-67 txog 257 F)

Xilinx qhia txog cov high-density QPro™ XQR17V16 series Radiation Hardened QML configuration PROMs uas muab ib qho yooj yim-rau-siv, nqi-zoo txoj kev khaws cia loj Xilinx FPGA configuration bitstreams.XQR17V16CC44V yog 3.3V ntaus ntawv nrog lub peev xwm cia ntawm 16 Mb thiab tuaj yeem ua haujlwm hauv hom serial lossis byte-wide.rau qhov yooj yim thaiv daim duab ntawm XQR17V16 ntaus ntawv architecture.

Thaum FPGA nyob hauv Master Serial hom, nws tsim lub moos teeb tsa uas tsav lub PROM.Lub sijhawm luv luv tom qab lub moos nce, cov ntaub ntawv tshwm ntawm PROM DATA tso zis tus pin uas txuas nrog FPGA DIN tus pin.FPGA tsim cov naj npawb tsim nyog ntawm lub moos pulses kom tiav cov teeb tsa.Thaum configured, nws disables PROM.Thaum FPGA nyob rau hauv Slave Serial hom, PROM thiab FPGA yuav tsum tau ua ob qho tib si los ntawm lub teeb liab tuaj.

Thaum FPGA nyob hauv Master SelectMAP hom, nws tsim lub moos teeb tsa uas tsav lub PROM thiab FPGA.Tom qab nce CCLK ntug, cov ntaub ntawv muaj nyob rau ntawm PROMs DATA (D0-D7) pins.Cov ntaub ntawv yuav raug clocked rau hauv FPGA ntawm cov nram qab no nce ntug ntawm CCLK.Thaum FPGA nyob rau hauv qhev SelectMAP hom, PROM thiab FPGA yuav tsum tau ua ob qho tib si los ntawm lub teeb liab tuaj.Lub freerunning oscillator tuaj yeem siv los tsav CCLK.Ntau yam khoom siv tuaj yeem sib txuas los ntawm kev siv CEO tso tawm los tsav CE cov tswv yim ntawm cov cuab yeej hauv qab no.Lub moos inputs thiab DATA outputs ntawm tag nrho cov PROMs nyob rau hauv no saw yog interconnected.Tag nrho cov cuab yeej siv tau sib xws thiab tuaj yeem ua ke nrog lwm tus neeg hauv tsev neeg.Rau cov cuab yeej programming, xws li Xilinx ISE Foundation lossis ISE WebPACK software suav nrog FPGA tsim cov ntaub ntawv rau hauv cov qauv Hex, uas yog tom qab ntawd xa mus rau feem ntau cov lag luam PROM programmers.

Nta
• Latch-Up Immune rau LET > 120 MeV/cm2/mg
• Guaranteed TID ntawm 50 kRad (Si) ib spec 1019.5
• Fabricated ntawm Epitaxial Substrate
• 16Mbit cia muaj peev xwm
• Ua haujlwm tau zoo tshaj qhov kub ntawm tub rog: -55 ° C txog + 125 ° C
• Ib-lub sij hawm programmable (OTP) nyeem nkaus xwb lub cim xeeb tsim los khaws cov kev teeb tsa bitstreams ntawm Xilinx FPGA li
• Dual configuration hom
♦ Serial configuration (txog 33 Mb/s)
♦ Parallel (txog 264 Mb / s ntawm 33 MHz)
• Yooj yim interface rau Xilinx QPro FPGAs
• Cascadable khaws cia ntev dua lossis ntau qhov bitstreams
• Programmable reset polarity (active High los yog active Low) rau compatibility nrog txawv FPGA kev daws teeb meem
• Tsawg-power CMOS txheej txheem ntab-qhov rooj
• 3.3V mov voltage
• Muaj nyob rau hauv ceramic CK44 pob (1)
• Kev pab txhawb nqa los ntawm cov tuam txhab tsim cov programmer
• Tsim kev txhawb nqa siv ISE Foundation lossis ISE WebPACK software pob
• Tau lees paub 20 xyoo lub neej cov ntaub ntawv khaws cia
Programming
Cov khoom siv tuaj yeem tsim los ntawm programmers muab los ntawm Xilinx lossis cov neeg muag khoom thib peb uas tsim nyog.Tus neeg siv yuav tsum xyuas kom meej tias qhov tsim nyog programming algorithm thiab qhov tseeb version ntawm tus programmer software siv.Qhov kev xaiv tsis raug tuaj yeem ua rau lub cuab yeej puas.
Kev piav qhia
• Latch-Up Immune rau LET > 120 MeV/cm2/mg
• Guaranteed TID ntawm 50 kRad (Si) ib spec 1019.5
• Fabricated ntawm Epitaxial Substrate
• 16Mbit cia muaj peev xwm
• Ua haujlwm tau zoo tshaj qhov kub ntawm tub rog: -55 ° C txog + 125 ° C
• Ib-lub sij hawm programmable (OTP) nyeem nkaus xwb lub cim xeeb tsim los khaws cov kev teeb tsa bitstreams ntawm Xilinx FPGA li
• Dual configuration hom
♦ Serial configuration (txog 33 Mb/s)
♦ Parallel (txog 264 Mb / s ntawm 33 MHz)
• Yooj yim interface rau Xilinx QPro FPGAs
• Cascadable khaws cia ntev dua lossis ntau qhov bitstreams
• Programmable reset polarity (active High los yog nquag
Tsawg) rau kev sib raug zoo nrog cov kev daws teeb meem FPGA sib txawv
• Tsawg-power CMOS txheej txheem ntab-qhov rooj
• 3.3V mov voltage
• Muaj nyob rau hauv ceramic CK44 pob (1)
• Kev pab txhawb nqa los ntawm tus thawj coj programmer
manufacturers
• Tsim kev txhawb nqa siv ISE Foundation lossis ISE
WebPACK software pob
• Tau lees paub 20 xyoo lub neej cov ntaub ntawv khaws cia


  • Yav dhau los:
  • Tom ntej:

  • Sau koj cov lus ntawm no thiab xa tuaj rau peb